

```
/*      EN_REG4 */
module EN_REG4 ( CLR_B, D, CLK, EN, Q );
input  CLR_B, CLK, EN;
input  [3:0] D;
output [3:0] Q;
reg    [3:0] Q;
      always @( posedge CLK or negedge CLR_B )
            if ( !CLR_B )
                Q <= 0;
            else if ( EN )
                Q <= D;
endmodule
```

```
/*      EN_SIN_POUT_SHIFT      */
module EN_SIN_POUT_SHIFT      ( RESET_B, IN, CLK, EN, Q );
input  RESET_B, CLK, IN, EN;
output [3:0] Q;
reg    [3:0] Q;
      always @( posedge CLK or negedge RESET_B )
            if ( !RESET_B )
                Q <= 0;
            else if ( EN )
                Q <= {Q, IN};
endmodule
```

```
/*      EN_PIN_SOUT_SHIFT      */
module EN_PIN_SOUT_SHIFT      ( LOAD, IN, CLK, EN, RESET_B, Q );
input  LOAD, CLK, EN, RESET_B;
input  [3:0] IN;
output [3:0] Q;
reg    [3:0] Q;
      always @( posedge CLK or negedge RESET_B )
            if      ( !RESET_B )
                Q <= 0;
            else if ( LOAD )
                Q <= IN;
            else if ( EN )
                Q <= Q << 1;
endmodule
```

```
/*      EN_CNT10      */
module EN_CNT10      ( RESET_B, CLK, EN, Q );
input  RESET_B, CLK, EN;
output [3:0] Q;
reg    [3:0] Q;
      always @( posedge CLK or negedge RESET_B )
            if      ( !RESET_B )
                Q <= 0;
            else if ( EN )
                if ( Q == 9 )
                    Q <= 0;
                else
                    Q <= Q + 1;
endmodule
```



```

/*      LD_EN_UDCNT10      */
module LD_EN_UDCNT10  ( RESET_B, CLK, LOAD, EN, UP, IN, Q );
input  RESET_B, CLK, LOAD, EN, UP;
input  [3:0] IN;
output [3:0] Q;
reg    [3:0] Q;

always @( posedge CLK or negedge RESET_B )
    if      ( !RESET_B )
        Q <= 0;
    else if ( LOAD )
        Q <= IN;
    else if ( EN )
        if ( UP )                // COUNT UP
            if ( Q == 9 )
                Q <= 0;
            else
                Q <= Q + 1;
        else                      // COUNT DOWN
            if ( Q == 0 )
                Q <= 9;
            else
                Q <= Q - 1;

endmodule

```

```

/*      CNT100      */
module CNT100 ( RESET_B, CLK, LOAD, EN, UP, IN, Q, CNT_99 );
input  RESET_B, CLK, LOAD, EN, UP;
input  [7:0] IN;
output CNT_99;
output [7:0] Q;
wire   LOW_CNT_9, HIGH_CNT_9;
      LD_EN_UDCNT10  LOW_CNT ( RESET_B, CLK,LOAD, EN,
                               UP, IN[3:0], Q[3:0], LOW_CNT_9 ),
      HIGH_CNT ( RESET_B, CLK, LOAD, EN & LOW_CNT_9 ,
                UP, IN[7:4], Q[7:4], HIGH_CNT_9 );
      assign CNT_99 = LOW_CNT_9 & HIGH_CNT_9;
endmodule

```

```

/*      LD_EN_UDCNT10      */
module LD_EN_UDCNT10 ( RESET_B, CLK, LOAD, EN, UP, IN, Q, RC );
input  RESET_B, CLK, LOAD, EN, UP;
input  [3:0] IN;
output RC;
output [3:0] Q;
reg    [3:0] Q;
      assign RC = UP & ( Q == 9 ) | ~UP & ( Q == 0 );
      always @( posedge CLK or negedge RESET_B )
        if ( !RESET_B )
          Q <= 0;
        else if ( LOAD )
          Q <= IN;
        else if ( EN )
          if ( UP ) // COUNT UP
            if ( Q == 9 )
              Q <= 0;
            else
              Q <= Q + 1;
          else // COUNT DOWN
            if ( Q == 0 )
              Q <= 9;
            else
              Q <= Q - 1;
endmodule

```

```

/*      CNTFF      */
module CNTFF ( RESET_B, CLK, LOAD, EN, UP, IN, Q, CNT_FF );
input  RESET_B, CLK, LOAD, EN, UP;
input  [7:0] IN;
output CNT_FF;
output [7:0] Q;
wire   LOW_CNT_F, HIGH_CNT_F;
      LD_EN_UDCNTF   LOW_CNT ( RESET_B, CLK,LOAD, EN,
                              UP, IN[3:0], Q[3:0], LOW_CNT_F ),
      HIGH_CNT ( RESET_B, CLK, LOAD, EN & LOW_CNT_F,
                UP, IN[7:4], Q[7:4], HIGH_CNT_F );
      assign CNT_FF = LOW_CNT_F & HIGH_CNT_F;
endmodule

```

```

/*      LD_EN_UDCNTF      */
module LD_EN_UDCNTF ( RESET_B, CLK, LOAD, EN, UP, IN, Q, RC );
input  RESET_B, CLK, LOAD, EN, UP;
input  [3:0] IN;
output RC;
output [3:0] Q;
reg    [3:0] Q;
      assign RC = UP & ( Q == 15 ) | ~UP & ( Q == 0 );
      always @( posedge CLK or negedge RESET_B )
        if ( !RESET_B )
            Q <= 0;
        else if ( LOAD )
            Q <= IN;
        else if ( EN )
            if ( UP ) // COUNT UP
                Q <= Q + 1;
            else // COUNT DOWN
                Q <= Q - 1;
endmodule

```



```
/*      CNT10      */
module CNT10 ( RESET_B, CLK, Q );
input  RESET_B, CLK;
output [3:0] Q;
reg    [3:0] Q;
      always @( posedge CLK or negedge RESET_B )
            if ( !RESET_B )
                Q <= 0;
            else if ( Q == 9 )
                Q <= 0;
            else
                Q <= Q + 1;
endmodule
```

```

/*      TRAP_CNT10      */
module TRAP_CNT10      ( RESET_B, CLK, TEST, Q );
input  RESET_B, CLK, TEST;
output [3:0] Q;
reg    [3:0] Q;
wire   [3:0] OUT;
      assign OUT = { TEST, 3'b000} | INC_OUT ( Q );
      always @( posedge CLK or negedge RESET_B )
            if ( !RESET_B )
                    Q <= 0;
            else
                    Q <= OUT;

function      [3:0] INC_OUT;
input  [3:0] Q;
      if ( Q == 9 )
            INC_OUT = 0;
      else
            INC_OUT = Q + 1;
endfunction

endmodule

```

```

/*      SW_DEF      */
module SW_DEF ( RESET_B, CLK, SW_INPUT, Q );
input  RESET_B, CLK, SW_INPUT;
output [3:0] Q;
reg    QA, QB;
wire   ALFA, BETA;
      always @( posedge CLK or negedge RESET_B )
            if ( !RESET_B )
                begin
                    QA <= 0;
                    QB <= 0;
                end
            else
                begin
                    QA <= SW_INPUT;
                    QB <= QA;
                end
      assign ALFA = ~QB & QA;
      assign BETA = QB & ~QA;
      EN_CNT10      EN_CNT10      ( RESET_B, CLK, ALFA | BETA, Q );
endmodule

```

```

/*      EN_CNT10      */
module EN_CNT10      ( RESET_B, CLK, EN, Q );
input  RESET_B, CLK, EN;
output [3:0] Q;
reg    [3:0] Q;
      always @( posedge CLK or negedge RESET_B )
            if ( !RESET_B )
                Q <= 0;
            else if ( EN )
                if ( Q == 9 )
                    Q <= 0;
                else
                    Q <= Q + 1;
endmodule

```

```
/*      DEC_3T08      */
module DEC_3T08      ( IN, OUT );
input  [2:0] IN;
output [7:0] OUT;
reg    [7:0] OUT;
      always @( IN )
          case( IN )
              0: OUT = 8'b0000_0001;
              1: OUT = 8'b0000_0010;
              2: OUT = 8'b0000_0100;
              3: OUT = 8'b0000_1000;
              4: OUT = 8'b0001_0000;
              5: OUT = 8'b0010_0000;
              6: OUT = 8'b0100_0000;
              7: OUT = 8'b1000_0000;
          endcase
endmodule
```

```

/*      CNT10      */
module CNT10 ( RESET_B, CLK, TEST, Q );
input  RESET_B, CLK;
input  [3:0] TEST;
output [3:0] Q;
reg    [3:0] Q;
wire   [3:0] OUT;
      assign OUT = TEST ^ INC_OUT ( Q );
      always @( posedge CLK or negedge RESET_B )
            if ( !RESET_B )
                Q <= 0;
            else
                Q <= OUT;

function      [3:0] INC_OUT;
input  [3:0] Q;
      if ( Q >= 9 )
            INC_OUT = 0;
      else
            INC_OUT = Q + 1;
endfunction

endmodule

```

```

/*      LD_EN_UDCNT16      */
module LD_EN_UDCNT16 ( RESET_B, CLK, LOAD, EN, UP, IN, Q );
input  RESET_B, CLK, LOAD, EN, UP;
input  [3:0] IN;
output [3:0] Q;
reg    [3:0] Q;
    always @( posedge CLK or negedge RESET_B )
        if ( !RESET_B )
            Q <= 0;
        else if ( LOAD )
            Q <= IN;
        else if ( EN )
            if ( UP )                // COUNT UP
                Q <= Q + 1;
            else                    // COUNT DOWN
                Q <= Q - 1;
endmodule

```











































































