

```
/*      AND_2      */
module AND_2    ( IN1, IN2, OUT );
  input  IN1, IN2;
  output OUT;
  and    U1      ( OUT, IN1, IN2 );
endmodule
```

```
/*      AND_2      */
module AND_2  ( IN1, IN2, OUT );
  input  IN1, IN2;
  output OUT;
  assign OUT = IN1 & IN2;
endmodule
```

```
/*      OR_3      */
module OR_3      ( IN1, IN2, IN3, OUT );
  input  IN1, IN2, IN3;
  output OUT;
  or      U2      ( OUT, IN1, IN2, IN3 );
endmodule
```

```
/*      OR_3      */
module OR_3      ( IN1, IN2, IN3, OUT );
  input  IN1, IN2, IN3;
  output OUT;
  assign OUT = IN1 | IN2 | IN3;
endmodule
```

```
/*      NAND_2 */
module NAND_2 ( IN1, IN2, OUT );
    input IN1, IN2;
    output OUT;
    nand U3      ( OUT, IN1, IN2 );
endmodule
```

```
/*      NAND_2  */
module NAND_2 ( IN1, IN2, OUT );
  input IN1, IN2;
  output OUT;
  assign OUT = ~( IN1 & IN2 );
endmodule
```

```
/*      NOR_2      */
module NOR_2    ( IN1, IN2, OUT );
  input  IN1, IN2;
  output OUT;
  nor    U4      ( OUT, IN1, IN2 );
endmodule
```

```
/*      NOR_2      */
module NOR_2    ( IN1, IN2, OUT );
  input  IN1, IN2;
  output OUT;
  assign OUT = ~( IN1 | IN2 );
endmodule
```

```
/*      NOT      */
module NOT      ( IN, OUT );
  input  IN;
  output OUT;
  not    U5      ( OUT, IN );
endmodule
```

```
/*      NOT      */
module NOT      ( IN, OUT );
  input  IN;
  output OUT;
  assign OUT = ~IN;
endmodule
```

```
/*      BUF      */
module  BUF      ( IN, OUT );
  input   IN;
  output  OUT;
  buf     U6      ( OUT, IN );
endmodule
```

```
/*      BUF      */
module  BUF      ( IN, OUT );
  input   IN;
  output  OUT;
    assign OUT = IN;
endmodule
```

```

/*      GATE      */
module GATE      (IN_1, IN_2, IN_3,
                  OUT_AND, OUT_OR, OUT_NAND, OUT_NOR, OUT_NOT, OUT_BUF );
input   IN_1, IN_2, IN_3;
output  OUT_AND, OUT_OR, OUT_NAND, OUT_NOR, OUT_NOT, OUT_BUF;

      AND_2    AND_2    ( IN_1, IN_2, OUT_AND );
      OR_3     OR_3     ( IN_1, IN_2, IN_3, OUT_OR );
      NAND_2   NAND_2   ( IN_1, IN_2, OUT_NAND );
      NOR_2    NOR_2    ( IN_1, IN_2, OUT_NOR );
      NOT      NOT      ( IN_1, OUT_NOT );
      BUF      BUF      ( IN_1, OUT_BUF );
endmodule

/*      AND_2      */
module AND_2     ( IN1, IN2, OUT );
input   IN1, IN2;
output  OUT;
      assign OUT = IN1 & IN2;
endmodule

/*      OR_3      */
module OR_3      ( IN1, IN2, IN3, OUT );
input   IN1, IN2, IN3;
output  OUT;
      assign OUT = IN1 | IN2 | IN3;
endmodule

/*      NAND_2     */
module NAND_2    ( IN1, IN2, OUT );
input   IN1, IN2;
output  OUT;
      assign OUT = ~( IN1 & IN2 );
endmodule

```

```
/*      NOR_2      */
module NOR_2    ( IN1, IN2, OUT );
  input  IN1, IN2;
  output OUT;
  assign OUT = ~( IN1 | IN2 );
endmodule

/*      NOT       */
module NOT     ( IN, OUT );
  input  IN;
  output OUT;
  assign OUT = ~IN;
endmodule

/*      BUF      */
module BUF     ( IN, OUT );
  input  IN;
  output OUT;
  assign OUT = IN;
endmodule
```

```
/*      DE_MORGAN_1      */
module DE_MORGAN_1      ( A, B, OUT_LHS, OUT_RHS );
input  A, B;
output OUT_LHS, OUT_RHS;
assign OUT_LHS = ~( A & B );
assign OUT_RHS = ~A | ~B;
endmodule
```

```
/*      DE_MORGAN_2      */
module DE_MORGAN_2      ( A, B, OUT_LHS, OUT_RHS );
input  A, B;
output OUT_LHS, OUT_RHS;
assign OUT_LHS = ~( A | B );
assign OUT_RHS = ~A & ~B;
endmodule
```

```
/*      PROBLEM_2      */
module PROBLEM_2      ( A, B, C, OUT );
input  A, B, C;
output OUT;
assign OUT = ( ~C & A ) | ( C & B ) | ( C & ~A );
endmodule
```































































