

```
/*      EXOR      */
module EXOR      ( IN1, IN2, OUT );
input  IN1, IN2;
output OUT;
wire NOT1,NOT2,AND1,AND2;
not   U1      ( NOT1, IN1 ),
      U2      ( NOT2, IN2 );
and   U3      ( AND1, NOT1, IN2 ),
      U4      ( AND2, NOT2, IN1 );
or    U5      ( OUT , AND1, AND2 );
endmodule
```

```
/*      EXOR      */
module EXOR      ( IN1, IN2, OUT );
  input  IN1, IN2;
  output OUT;
  xor    U1      ( OUT, IN1, IN2 );
endmodule
```

```
/*      EXOR      */
module EXOR      ( IN1, IN2, OUT );
  input  IN1, IN2;
  output OUT;
  assign OUT = ~IN1 & IN2 | IN1 & ~IN2;
endmodule
```

```
/*      EXOR      */
module EXOR      ( IN1, IN2, OUT );
  input  IN1, IN2;
  output OUT;
  assign OUT = IN1 ^ IN2;
endmodule
```

```
/*      EXOR      */
module EXOR      ( IN1, IN2, OUT );
  input  IN1, IN2;
  output OUT;
  assign OUT = EXOR_FUNC ( IN1, IN2 );

  function      EXOR_FUNC;
    input  IN1, IN2;
    if      ( IN1 ^ IN2 )
      EXOR_FUNC = 1;
    else
      EXOR_FUNC = 0;
  endfunction

endmodule
```

```
/*      2-1 SELECTOR      */
module SEL      ( A, B, SEL, OUT );
input  A, B, SEL;
output OUT;
wire  SEL_NOT, AND1, AND2;
      not   U1      ( SEL_NOT, SEL );
      and   U2      ( AND1, B, SEL ),
            U3      ( AND2, A, SEL_NOT );
      or    U4      ( OUT , AND1, AND2 );
endmodule
```

```
/*      4-1 SELECTOR      */
module SEL      ( A, B, C, D, SEL, OUT );
input  A, B, C, D;
input  [1:0] SEL;
output OUT;
wire   SEL1_NOT, SEL0_NOT, AND1, AND2, AND3, AND4;
not    U1      ( SEL1_NOT, SEL[1] ),
       U2      ( SEL0_NOT, SEL[0] );
and    U3      ( AND1, A, SEL1_NOT, SEL0_NOT ),
       U4      ( AND2, B, SEL1_NOT, SEL[0] ),
       U5      ( AND3, C, SEL[1] , SEL0_NOT ),
       U6      ( AND4, D, SEL[1] , SEL[0] );
or     U7      ( OUT , AND1, AND2, AND3, AND4 );
endmodule
```

```

/*      4-2 SELECTOR      */

module SEL      ( A, B, C, D, SEL, OUT );
  input [1:0] A, B, C, D, SEL;
  output [1:0]OUT;
  wire SEL1_NOT, SEL0_NOT;
  wire AND_A1, AND_B1, AND_C1, AND_D1;
  wire AND_A0, AND_BO, AND_CO, AND_DO;
  not   U1      ( SEL1_NOT, SEL[1] ), 
         U2      ( SEL0_NOT, SEL[0] );
  and    UAND_A1 ( AND_A1, A[1], SEL1_NOT, SEL0_NOT ),
         UAND_B1 ( AND_B1, B[1], SEL1_NOT, SEL[0] ),
         UAND_C1 ( AND_C1, C[1], SEL[1] , SEL0_NOT ),
         UAND_D1 ( AND_D1, D[1], SEL[1] , SEL[0] );
  and    UAND_A0 ( AND_A0, A[0], SEL1_NOT, SEL0_NOT ),
         UAND_BO ( AND_BO, B[0], SEL1_NOT, SEL[0] ),
         UAND_CO ( AND_CO, C[0], SEL[1] , SEL0_NOT ),
         UAND_DO ( AND_DO, D[0], SEL[1] , SEL[0] );
  or     OUT1    ( OUT[1] , AND_A1, AND_B1, AND_C1, AND_D1 ),
        OUT0    ( OUT[0] , AND_A0, AND_BO, AND_CO, AND_DO );
endmodule

```

```
/*      2-1 SELECTOR      */
module SEL      ( A, B, SEL, OUT );
input  A, B, SEL;
output OUT;

assign OUT = ~SEL & A | SEL & B;

endmodule
```

```
/*      4-1 SELECTOR      */
module SEL      ( A, B, C, D, SEL, OUT );
input  A, B, C, D;
input  [1:0] SEL;
output OUT;

assign OUT = ~SEL[1] & ~SEL[0] & A
      | ~SEL[1] & SEL[0] & B
      | SEL[1] & ~SEL[0] & C
      | SEL[1] & SEL[0] & D;

endmodule
```

```
/*      4-2 SELECTOR      */

module SEL      ( A, B, C, D, SEL, OUT );
input  [1:0] A, B, C, D, SEL;
output [1:0]OUT;

assign OUT[1] = ~SEL[1] & ~SEL[0] & A[1]
      | ~SEL[1] & SEL[0] & B[1]
      | SEL[1] & ~SEL[0] & C[1]
      | SEL[1] & SEL[0] & D[1];

assign OUT[0] = ~SEL[1] & ~SEL[0] & A[0]
      | ~SEL[1] & SEL[0] & B[0]
      | SEL[1] & ~SEL[0] & C[0]
      | SEL[1] & SEL[0] & D[0];

endmodule
```

```
/*      2-1 SELECTOR      */
module SEL      ( A, B, SEL, OUT );
input  A, B, SEL;
output OUT;

assign OUT = ( SEL == 0 )? A: B;

endmodule
```

```
/*      4-2 SELECTOR      */
module SEL      ( A, B, C, D, SEL, OUT );
input  A, B, C, D;
input  [1:0] SEL;
output OUT;

assign OUT = ( SEL[1] == 0 )?
(( SEL[0] == 0 )? A: B ):(( SEL[0] == 0 )? C: D );

endmodule
```

```
/*      2-1 SELECTOR      */

module SEL      ( A, B, SEL, OUT );
  input  A, B, SEL;
  output OUT;

  assign OUT = SEL2_1_FUNC ( A, B, SEL );

  function      SEL2_1_FUNC;
    input  A, B, SEL;
    if ( SEL == 0 )
      SEL2_1_FUNC = A;
    else
      SEL2_1_FUNC = B;
  endfunction

endmodule
```

```
/*      2-1 SELECTOR      */

module SEL      ( A, B, SEL, OUT );
  input  A, B, SEL;
  output OUT;

  assign OUT = SEL2_1_FUNC ( A, B, SEL );

  function      SEL2_1_FUNC;
    input  A, B, SEL;
    case ( SEL )
      0:SEL2_1_FUNC = A;
      1:SEL2_1_FUNC = B;
    endcase
  endfunction

endmodule
```

```
/*      4-1 SELECTOR      */

module SEL      ( A, B, C, D, SEL, OUT );
  input  A, B, C, D;
  input  [1:0] SEL;
  output OUT;

  assign OUT = SEL4_1_FUNC ( A, B, C, D, SEL );

  function      SEL4_1_FUNC;
    input  A, B, C, D;
    input  [1:0] SEL;
    if ( SEL[1] == 0 )
      if ( SEL[0] == 0 )
        SEL4_1_FUNC = A;
      else
        SEL4_1_FUNC = B;
    else
      if ( SEL[0] == 0 )
        SEL4_1_FUNC = C;
      else
        SEL4_1_FUNC = D;
  endfunction

endmodule
```

```
/*      4-1 SELECTOR      */
module SEL      ( A, B, C, D, SEL, OUT );
input  A, B, C, D;
input  [1:0] SEL;
output OUT;

      assign OUT = SEL4_1_FUNC ( A, B, C, D, SEL );

function      SEL4_1_FUNC;
input  A, B, C, D;
input  [1:0] SEL;
case ( SEL )
      0:SEL4_1_FUNC = A;
      1:SEL4_1_FUNC = B;
      2:SEL4_1_FUNC = C;
      3:SEL4_1_FUNC = D;
endcase
endfunction

endmodule
```

```

/*      4-2 SELECTOR      */

module SEL      ( A, B, C, D, SEL, OUT );
input  [1:0] A, B, C, D, SEL;
output [1:0] OUT;

assign OUT = SEL4_2_FUNC ( A, B, C, D, SEL );

function      [1:0] SEL4_2_FUNC;
input   [1:0] A, B, C, D;
input   [1:0] SEL;
    if ( SEL[1] == 0 )
        if ( SEL[0] == 0 )
            SEL4_2_FUNC = A;
        else
            SEL4_2_FUNC = B;
    else if ( SEL[0] == 0 )
            SEL4_2_FUNC = C;
    else
            SEL4_2_FUNC = D;
endfunction

endmodule

```

```
/*      4-2 SELECTOR      */

module SEL      ( A, B, C, D, SEL, OUT );
  input  [1:0] A, B, C, D, SEL;
  output [1:0] OUT;

  assign OUT = SEL4_2_FUNC ( A, B, C, D, SEL );

  function      [1:0] SEL4_2_FUNC;
    input  [1:0] A, B, C, D;
    input  [1:0] SEL;
    case ( SEL )
      0:SEL4_2_FUNC = A;
      1:SEL4_2_FUNC = B;
      2:SEL4_2_FUNC = C;
      3:SEL4_2_FUNC = D;
    endcase
  endfunction

endmodule
```

```
/*      2bit COMPARATOR */

module COMP      ( X, Y, LG, EQ, SM );
  input  [1:0] X, Y;
  output LG, EQ, SM;

  assign LG = X[0] & ~Y[1] & ~Y[0]
        | X[1] & X[0] & ~Y[0]
        | X[1] & ~Y[1];
  assign EQ = ( X[1] ~^ Y[1] ) & ( X[0] ~^ Y[0] );
  assign SM = ~X[0] & Y[1] & Y[0]
        | ~X[1] & ~X[0] & Y[0]
        | ~X[1] & Y[1];

endmodule
```

```
/*      2bit COMPARATOR */

module COMP      ( X, Y, LG, EQ, SM );
  input  [1:0] X, Y;
  output LG, EQ, SM;
  assign { LG, EQ, SM } = FUNC_COMP ( X, Y );

  function      [2:0] FUNC_COMP;
    input  [1:0] X, Y;
    if ( X > Y )
      FUNC_COMP = 3'b100;
    else    if ( X < Y )
      FUNC_COMP = 3'b001;
    else
      FUNC_COMP = 3'b010;
  endfunction

endmodule
```

```

/*      4bit COMPARATOR */
module COMP      ( X, Y, LG_OUT, EQ_OUT, SM_OUT );
  input  [3:0] X, Y;
  output LG_OUT, EQ_OUT, SM_OUT;
  wire   [2:0] LG, EQ, SM;
    FULL_COMP      COMPO  ( X[0], Y[0], 1'b0, 1'b1, 1'b0,
                           LG[0], EQ[0], SM[0] ),
    COMP1     ( X[1], Y[1], LG[0], EQ[0], SM[0],
                           LG[1], EQ[1], SM[1] ),
    COMP2     ( X[2], Y[2], LG[1], EQ[1], SM[1],
                           LG[2], EQ[2], SM[2] ),
    COMP3     ( X[3], Y[3], LG[2], EQ[2], SM[2],
                           LG_OUT, EQ_OUT, SM_OUT );
endmodule

```

```

/*      FULL COMPARATOR */
module FULL_COMP      ( X, Y, LG_IN, EQ_IN, SM_IN, LG_OUT, EQ_OUT, SM_OUT );
  input  X, Y;
  input  LG_IN, EQ_IN, SM_IN;
  output LG_OUT, EQ_OUT, SM_OUT;
  assign { LG_OUT, EQ_OUT, SM_OUT }
        = FUNC_COMP ( X, Y, LG_IN, EQ_IN, SM_IN );

  function      [2:0] FUNC_COMP;
    input  X, Y;
    input  LG_IN, EQ_IN, SM_IN;
    if ( X > Y )
      FUNC_COMP = 3'b100;
    else    if ( X < Y )
      FUNC_COMP = 3'b001;
    else    if ( LG_IN )
      FUNC_COMP = 3'b100;
    else    if ( SM_IN )
      FUNC_COMP = 3'b001;
    else
      FUNC_COMP = 3'b010;
  endfunction

endmodule

```

```
/*      4bit COMPARATOR */

module COMP      ( X, Y, LG, EQ, SM );
  input  [3:0] X, Y;
  output LG, EQ, SM;
  assign { LG, EQ, SM } = FUNC_COMP ( X, Y );

  function      [2:0] FUNC_COMP;
    input  [3:0] X, Y;
    if ( X > Y )
      FUNC_COMP = 3'b100;
    else    if ( X < Y )
      FUNC_COMP = 3'b001;
    else
      FUNC_COMP = 3'b010;
  endfunction

endmodule
```

```

/* Data Definition */
`define SW_IN0 10'b0000000001
`define SW_IN1 10'b0000000010
`define SW_IN2 10'b0000000100
`define SW_IN3 10'b0000001000
`define SW_IN4 10'b0000010000
`define SW_IN5 10'b0000100000
`define SW_IN6 10'b0010000000
`define SW_IN7 10'b0100000000
`define SW_IN8 10'b1000000000
`define SW_IN9 10'b1000000000

/* ENCODER */
module ENC ( IN, OUT );
    input [9:0] IN;
    output [3:0] OUT;
    assign OUT = FUNC_ENC ( IN );

    function [3:0] FUNC_ENC;
        input [9:0] IN;
        case ( IN )
            `SW_IN0:FUNC_ENC = 0;
            `SW_IN1:FUNC_ENC = 1;
            `SW_IN2:FUNC_ENC = 2;
            `SW_IN3:FUNC_ENC = 3;
            `SW_IN4:FUNC_ENC = 4;
            `SW_IN5:FUNC_ENC = 5;
            `SW_IN6:FUNC_ENC = 6;
            `SW_IN7:FUNC_ENC = 7;
            `SW_IN8:FUNC_ENC = 8;
            `SW_IN9:FUNC_ENC = 9;
            default:FUNC_ENC = 15;
        endcase
    endfunction

endmodule

```

```

`define OUT_0 10'b00_0000_0001
`define OUT_1 10'b00_0000_0010
`define OUT_2 10'b00_0000_0100
`define OUT_3 10'b00_0000_1000
`define OUT_4 10'b00_0001_0000
`define OUT_5 10'b00_0010_0000
`define OUT_6 10'b00_0100_0000
`define OUT_7 10'b00_1000_0000
`define OUT_8 10'b01_0000_0000
`define OUT_9 10'b10_0000_0000
`define OUT_ERR 10'b00_0000_0000

/*
     DECODER
*/
module DEC ( IN, OUT, ERR );
    input [3:0] IN;
    output [9:0] OUT;
    output ERR;
    assign { ERR, OUT } = FUNC_DEC ( IN );

    function [10:0] FUNC_DEC;
        input [3:0] IN;
        case ( IN )
            0:FUNC_DEC = { 1'b0, `OUT_0 };
            1:FUNC_DEC = { 1'b0, `OUT_1 };
            2:FUNC_DEC = { 1'b0, `OUT_2 };
            3:FUNC_DEC = { 1'b0, `OUT_3 };
            4:FUNC_DEC = { 1'b0, `OUT_4 };
            5:FUNC_DEC = { 1'b0, `OUT_5 };
            6:FUNC_DEC = { 1'b0, `OUT_6 };
            7:FUNC_DEC = { 1'b0, `OUT_7 };
            8:FUNC_DEC = { 1'b0, `OUT_8 };
            9:FUNC_DEC = { 1'b0, `OUT_9 };
            default :FUNC_DEC = { 1'b1, `OUT_ERR };
        endcase
    endfunction

endmodule

```

```

/* 4-10 DECORDER      */
module DEC      ( IN, OUT, ERR );
  input  [3:0]  IN;
  output [9:0]  OUT;
  output  ERR;

  assign { ERR, OUT } = FUNC_OUT ( IN );

  function      [10:0] FUNC_OUT;
    input  [3:0]  IN;
    begin
      FUNC_OUT = 0;
      case ( IN )
        0      : FUNC_OUT[0]  = 1;
        1      : FUNC_OUT[1]  = 1;
        2      : FUNC_OUT[2]  = 1;
        3      : FUNC_OUT[3]  = 1;
        4      : FUNC_OUT[4]  = 1;
        5      : FUNC_OUT[5]  = 1;
        6      : FUNC_OUT[6]  = 1;
        7      : FUNC_OUT[7]  = 1;
        8      : FUNC_OUT[8]  = 1;
        9      : FUNC_OUT[9]  = 1;
        default : FUNC_OUT[10] = 1;
      endcase
    end
  endfunction
endmodule

```

```

`define SEG_OUT_0      7'b011_1111
`define SEG_OUT_1      7'b000_0110
`define SEG_OUT_2      7'b101_1011
`define SEG_OUT_3      7'b100_1111
`define SEG_OUT_4      7'b110_0110
`define SEG_OUT_5      7'b110_1101
`define SEG_OUT_6      7'b111_1101
`define SEG_OUT_7      7'b010_0111
`define SEG_OUT_8      7'b111_1111
`define SEG_OUT_9      7'b110_1111
`define SEG_OUT_ERR    7'b111_1001

/*
 *      7SEG_DECODER
 */
module SEG7_DEC      ( IN, OUT );
  input [3:0] IN;
  output [6:0] OUT;
  assign OUT = FUNC_SEG7_DEC ( IN );

  function [6:0] FUNC_SEG7_DEC;
    input [3:0] IN;
    case ( IN )
      0:   FUNC_SEG7_DEC = `SEG_OUT_0;
      1:   FUNC_SEG7_DEC = `SEG_OUT_1;
      2:   FUNC_SEG7_DEC = `SEG_OUT_2;
      3:   FUNC_SEG7_DEC = `SEG_OUT_3;
      4:   FUNC_SEG7_DEC = `SEG_OUT_4;
      5:   FUNC_SEG7_DEC = `SEG_OUT_5;
      6:   FUNC_SEG7_DEC = `SEG_OUT_6;
      7:   FUNC_SEG7_DEC = `SEG_OUT_7;
      8:   FUNC_SEG7_DEC = `SEG_OUT_8;
      9:   FUNC_SEG7_DEC = `SEG_OUT_9;
      default:FUNC_SEG7_DEC = `SEG_OUT_ERR;
    endcase
  endfunction

endmodule

```

```
/*      EVEN_PARITY_GENERATOR      */
module EVEN_PARITY_GEN ( IN, ODD_OUT );
  input [3:0] IN;
  output ODD_OUT;
  assign ODD_OUT = IN[3] ^ IN[2] ^ IN[1] ^ IN[0];
endmodule
```

```
/*      EVEN_PARITY_GENERATOR      */
module EVEN_PARITY_GEN ( IN, ODD_OUT );
  input [3:0] IN;
  output ODD_OUT;
  assign ODD_OUT = ^ ( IN );
endmodule
```

```
/*      EVEN_PARITY_GENERATOR      */
module EVEN_PARITY_GEN ( IN, ODD_OUT );
  input [3:0] IN;
  output ODD_OUT;
  assign ODD_OUT = FUNC_GEN ( IN );

  function      FUNC_GEN;
    input [3:0] IN;
    integer i;
    begin
      FUNC_GEN = 0;
      for ( i = 0; i <= 3; i = i + 1 )
        FUNC_GEN = FUNC_GEN ^ IN[ i ];
    end
  endfunction

endmodule
```

```
/*      4-2 SELECTOR      */
module SEL      ( A, B, C, D, SEL, OUT );
  input [1:0] A, B, C, D;
  input [1:0] SEL;
  output [1:0] OUT;

  assign OUT = ( SEL[1] == 0 )?
    (( SEL[0] == 0 )? A: B ):(( SEL[0] == 0 )? C: D );

endmodule
```

```

/*      4bit COMPARATOR */

module COMP      ( X, Y, LG_OUT, EQ_OUT, SM_OUT );
  input  [3:0] X, Y;
  output LG_OUT, EQ_OUT, SM_OUT;
  wire   [2:0] LG, EQ, SM;
    FULL_COMP      COMPO  ( X[0], Y[0], 1'b0, 1'b1, 1'b0,
                           LG[0], EQ[0], SM[0] ),
    COMP1      ( X[1], Y[1], LG[0], EQ[0], SM[0],
                  LG[1], EQ[1], SM[1] ),
    COMP2      ( X[2], Y[2], LG[1], EQ[1], SM[1],
                  LG[2], EQ[2], SM[2] ),
    COMP3      ( X[3], Y[3], LG[2], EQ[2], SM[2],
                  LG_OUT, EQ_OUT, SM_OUT );
endmodule

```

```

/*      FULL COMPARATOR */

module FULL_COMP      ( X, Y, LG_IN, EQ_IN, SM_IN, LG_OUT, EQ_OUT, SM_OUT );
  input  X, Y;
  input  LG_IN, EQ_IN, SM_IN;
  output LG_OUT, EQ_OUT, SM_OUT;
    assign LG_OUT = ~Y & X | ( Y ~^ X ) & LG_IN;
    assign SM_OUT = Y & ~X | ( Y ~^ X ) & SM_IN;
    assign EQ_OUT = ( Y ~^ X ) & EQ_IN;
endmodule

```

```
/*      ENCODER      */
module ENC      ( IN, OUT );
input  [9:0]   IN;
output [3:0]   OUT;
assign OUT[0] = IN[1] | IN[3] | IN[5] | IN[7] | IN[9];
assign OUT[1] = IN[2] | IN[3] | IN[6] | IN[7];
assign OUT[2] = IN[4] | IN[5] | IN[6] | IN[7];
assign OUT[3] = IN[8] | IN[9];
endmodule
```

```
/*      ENCODER      */
module ENC      ( IN, OUT );
  input  [9:0]   IN;
  output [3:0]   OUT;
  assign OUT = FUNC_ENC ( IN );

function      [3:0] FUNC_ENC;
  input  [9:0]   IN;
  integer i, j;
  begin
    j = 1;
    FUNC_ENC = 0;
    for ( i = 0; i <= 9; i = i + 1 )
      begin
        if ( IN & j )
          FUNC_ENC = FUNC_ENC | i;
        j = j << 1;
      end
  end
endfunction

endmodule
```

```

`define OUT_0 8'b0000_0001
`define OUT_1 8'b0000_0010
`define OUT_2 8'b0000_0100
`define OUT_3 8'b0000_1000
`define OUT_4 8'b0001_0000
`define OUT_5 8'b0010_0000
`define OUT_6 8'b0100_0000
`define OUT_7 8'b1000_0000

/*
     DECODER
*/
module DEC ( IN, OUT );
    input [2:0] IN;
    output [7:0] OUT;
    assign OUT = FUNC_DEC ( IN );

function [7:0] FUNC_DEC;
    input [2:0] IN;
    case ( IN )
        0 :FUNC_DEC = `OUT_0;
        1 :FUNC_DEC = `OUT_1;
        2 :FUNC_DEC = `OUT_2;
        3 :FUNC_DEC = `OUT_3;
        4 :FUNC_DEC = `OUT_4;
        5 :FUNC_DEC = `OUT_5;
        6 :FUNC_DEC = `OUT_6;
        default :FUNC_DEC = `OUT_7;
    endcase
endfunction

endmodule

```



























































































































































