

```
/*      NOR_RSFF      */
module NOR_RSFF      ( R, S, Q, Q_B );
input  R, S;
output Q, Q_B;
    nor   ( Q , R, Q_B );
    nor   ( Q_B, S, Q  );
endmodule
```

```
/*      RSFF      */
module RSFF      ( R, S, Q, Q_B );
input  R, S;
output Q, Q_B;
reg   Q, Q_B;
always @( R or S )
  case ({ R , S })
    1:begin Q <= 1; Q_B <= 0;      end
    2:begin Q <= 0; Q_B <= 1;      end
    3:begin Q <= 0; Q_B <= 0;      end
  endcase
endmodule
```

```
/*      TFF      */
module TFF      ( R, T, Q, Q_B );
input  R, T;
output Q, Q_B;
reg   Q;

assign Q_B = ~Q;
always @( posedge R or posedge T )
  if ( R )
    Q <= 0;
  else
    Q <= ~Q;
endmodule
```

```
/*      SY_RSFF */
module SY_RSFF ( R, S, CLK, Q, Q_B );
  input  R, S, CLK;
  output Q, Q_B;
  reg    Q;
  assign Q_B = ~Q;
  always @ ( posedge CLK )
    case ({ R ,S })
      1:Q <= 1;
      2:Q <= 0;
      3:Q <= 1'bx;
    endcase
endmodule
```

```
/*      SY_TFF  */
module SY_TFF ( R, T, CLK, Q, Q_B );
  input  R, T, CLK;
  output Q, Q_B;
  reg   Q;
  assign Q_B = ~Q;
  always @ ( posedge CLK or posedge R )
    if ( R )
      Q <= 0;
    else if ( T )
      Q <= ~Q;
endmodule
```

```
/*      SY_DFF  */
module  SY_DFF  ( D, CLK, Q, Q_B );
  input   D, CLK;
  output  Q, Q_B;
  reg     Q;
    assign Q_B = ~Q;
    always @ ( posedge CLK )
      Q <= D;
endmodule
```

```
/*      SY_JKFF      */
module SY_JKFF ( J, K, CLK, Q, Q_B );
  input J, K, CLK;
  output Q, Q_B;
  reg Q;
  assign Q_B = ~Q;
  always @( posedge CLK )
    case ({ J , K })
      1:Q <= 0;
      2:Q <= 1;
      3:Q <= ~Q;
    endcase
endmodule
```

```
/*      SY_RSFF */
module SY_RSFF ( R, S, CLK, Q, Q_B );
  input  R, S, CLK;
  output Q, Q_B;
  reg   Q;
  assign Q_B = ~Q;
  always @ ( posedge CLK )
    Q <= S | ( ~R & Q );
endmodule
```

```
/*      SY_TFF  */
module SY_TFF ( R, T, CLK, Q, Q_B );
  input  R, T, CLK;
  output Q, Q_B;
  reg   Q;
  assign Q_B = ~Q;
  always @ ( posedge CLK or posedge R )
    if ( R )
      Q <= 0;
    else
      Q <= Q ^ T;
endmodule
```

```
/*      SY_JKFF      */
module SY_JKFF ( J, K, CLK, Q, Q_B );
  input J, K, CLK;
  output Q, Q_B;
  reg Q;
  assign Q_B = ~Q;
  always @ ( posedge CLK )
    Q <= ( J & ~Q ) | ( ~K & Q );
endmodule
```

```
/*      R_SYDFF */
module R_SYDFF ( R_B, D, CLK, Q, Q_B );
  input  R_B, D, CLK;
  output Q, Q_B;
  reg    Q;
  assign Q_B = ~Q;
  always @( posedge CLK or negedge R_B )
    if ( !R_B )
      Q <= 0;
    else
      Q <= D;
endmodule
```

```
/*      LAT      */
module LAT      ( D, G, Q, Q_B );
input  D, G;
output Q, Q_B;
reg   Q;
      assign Q_B = ~Q;
      always @( D or G )
            if ( G )
                  Q <= D;
endmodule
```

```
/*      FF_DELAY      */
module FF_DELAY      ( R_B, D, CLK, Q, Q_B );
  input  R_B, D, CLK;
  output Q, Q_B;
  reg    Q;
  parameter   R_OUT    =  9;
  parameter   CLK_OUT  = 10.5;

  assign Q_B = ~Q;

  always @( posedge CLK or negedge R_B )
    if ( !R_B )
      #R_OUT      Q <= 0;
    else
      #CLK_OUT    Q <= D;
endmodule
```

```
/*      NAND_RSFF      */
module NAND_RSFF      ( R_B, S_B, Q, Q_B );
input  R_B, S_B;
output Q, Q_B;
reg   Q, Q_B;
always @( R_B or S_B )
  case ({ R_B , S_B })
    0:begin Q <= 1; Q_B <= 1; end // R_B = 0, S_B = 0
    1:begin Q <= 0; Q_B <= 1; end // R_B = 0, S_B = 1
    2:begin Q <= 1; Q_B <= 0; end // R_B = 1, S_B = 0
  endcase
endmodule
```

```
/*      SY_RSFF */
module SY_RSFF ( R, S, CLK, Q, Q_B );
  input  R, S, CLK;
  output Q, Q_B;
  reg    Q;
  assign Q_B = ~Q;
  always @( negedge CLK )
    case ({ R ,S })
      1:Q <= 1;
      2:Q <= 0;
      3:Q <= 1'bx;
    endcase
endmodule
```

```
/*      R_SYJKFF      */
module R_SYJKFF      ( R_B, J, K, CLK, Q, Q_B );
input  R_B, J, K, CLK;
output Q, Q_B;
reg   Q;
assign Q_B = ~Q;
always @( posedge CLK or negedge R_B )
if ( !R_B )
    Q <= 0;
else
    case ({ J , K })
        1:Q <= 0;
        2:Q <= 1;
        3:Q <= ~Q;
    endcase
endmodule
```

```
/*      LAT      */
module LAT      ( D, G, Q, Q_B );
input  D, G;
output Q, Q_B;
reg    Q;
wire   D_DELAY, G_DELAY;
parameter      G_OUT = 11.5;
parameter      D_OUT =  6;

assign #D_OUT D_DELAY = D;
assign #G_OUT G_DELAY = G;
assign Q_B = ~Q;
always @( D_DELAY or G_DELAY )
      if ( G_DELAY )
          Q <= D_DELAY;
endmodule
```















































































