

```
/*    REG4    */
module REG4    ( CLR_B, D, CLK, Q );
input  CLR_B, CLK;
input  [3:0] D;
output [3:0] Q;
reg    [3:0] Q;
    always @( posedge CLK or negedge CLR_B )
        if ( !CLR_B )
            Q <= 0;
        else
            Q <= D;
endmodule
```

```

/*      REG4      */
module REG4      ( CLR_B, D, CLK, Q );
input  CLR_B, CLK;
input  [3:0] D;
output [3:0] Q;
wire   [3:0] Q_B;
        R_SYDFF      R_SYDFF0      ( CLR_B, D[0], CLK, Q[0], Q_B[0] ),
        R_SYDFF1      ( CLR_B, D[1], CLK, Q[1], Q_B[1] ),
        R_SYDFF2      ( CLR_B, D[2], CLK, Q[2], Q_B[2] ),
        R_SYDFF3      ( CLR_B, D[3], CLK, Q[3], Q_B[3] );
endmodule

```

```

/*      R_SYDFF */
module R_SYDFF ( R_B, D, CLK, Q, Q_B );
input  R_B, D, CLK;
output Q, Q_B;
reg    Q;
    assign Q_B = ~Q;
    always @( posedge CLK or negedge R_B )
        if ( !R_B )
            Q <= 0;
        else
            Q <= D;
endmodule

```

```
/*      SIN_POUT_SHIFT  */
module SIN_POUT_SHIFT ( RESET_B, IN, CLK, Q );
input  RESET_B, CLK, IN;
output [3:0] Q;
reg    [3:0] Q;
      always @( posedge CLK or negedge RESET_B )
            if ( !RESET_B )
                Q <= 0;
            else
                Q <= {Q, IN};
endmodule
```

```

/*      SIN_POUT_SHIFT  */
module SIN_POUT_SHIFT ( RESET_B, IN, CLK, Q );
input  RESET_B, CLK, IN;
output [3:0] Q;
wire   [3:0] Q_B;
        R_SYDFF      R_SYDFF0      ( RESET_B,  IN, CLK, Q[0], Q_B[0] ),
        R_SYDFF1      ( RESET_B,  Q[0], CLK, Q[1], Q_B[1] ),
        R_SYDFF2      ( RESET_B,  Q[1], CLK, Q[2], Q_B[2] ),
        R_SYDFF3      ( RESET_B,  Q[2], CLK, Q[3], Q_B[3] );

endmodule

```

```

/*      R_SYDFF  */
module R_SYDFF ( R_B, D, CLK, Q, Q_B );
input  R_B, D, CLK;
output Q, Q_B;
reg    Q;
        assign Q_B = ~Q;
        always @( posedge CLK or negedge R_B )
            if ( !R_B )
                Q <= 0;
            else
                Q <= D;

endmodule

```

```
/* PIN_SOUT_SHIFT */
module PIN_SOUT_SHIFT ( LOAD, IN, CLK, Q );
input  LOAD, CLK;
input  [3:0] IN;
output [3:0] Q;
reg    [3:0] Q;
    always @( posedge CLK or posedge LOAD )
        if    ( LOAD )
            Q <= IN;
        else
            Q <= Q << 1;    // Q <= { Q, 0 }でも可
endmodule
```

```

/*      CNT16      */
module CNT16 ( RESET_B, CLK, Q );
input  RESET_B, CLK;
output [3:0] Q;
wire   [3:0] Q_B;
      R_SYDFF R_SYDFF0 ( RESET_B, Q_B[0],   CLK, Q[0], Q_B[0] ),
      R_SYDFF1 ( RESET_B, Q_B[1], Q_B[0], Q[1], Q_B[1] ),
      R_SYDFF2 ( RESET_B, Q_B[2], Q_B[1], Q[2], Q_B[2] ),
      R_SYDFF3 ( RESET_B, Q_B[3], Q_B[2], Q[3], Q_B[3] );

endmodule

```

```

/*      R_SYDFF */
module R_SYDFF ( R_B, D, CLK, Q, Q_B );
input  R_B, D, CLK;
output Q, Q_B;
reg    Q;
      assign Q_B = ~Q;
      always @( posedge CLK or negedge R_B )
        if ( !R_B )
            Q <= 0;
        else
            Q <= D;

endmodule

```

```

/*    CNT4    */
module CNT4    ( RESET_B, CLK, Q );
input  RESET_B, CLK;
output [1:0] Q;
wire   [1:0] Q_B;
        R_SYDFF  R_SYDFF0 ( RESET_B, Q_B[0],    CLK, Q[0], Q_B[0] ),
        R_SYDFF1 ( RESET_B, Q_B[1], Q_B[0], Q[1], Q_B[1] );
endmodule

```

```

/*    R_SYDFF */
module R_SYDFF ( R_B, D, CLK, Q, Q_B );
input  R_B, D, CLK;
output Q, Q_B;
reg    Q;
        parameter    CLK_OUT = 10.5;
        parameter    R_OUT   = 9;

        assign  Q_B = ~Q;
        always  @( posedge CLK or negedge R_B )
            if ( !R_B )
                #R_OUT          Q <= 0;
            else
                #CLK_OUT        Q <= D;
endmodule

```

```

/*      CNT10      */
module CNT10 ( RESET_B, CLK, Q );
input  RESET_B, CLK;
output [3:0] Q;
wire   [3:0] Q_B;
wire   ALFA ,BETA;
parameter      DELTA_G = 5;
        assign #DELTA_G      ALFA  = ~( Q[3] & Q[1] );
        assign #DELTA_G      BETA  = RESET_B & ALFA;

        R_SYDFF  R_SYDFF0 ( BETA, Q_B[0],   CLK, Q[0], Q_B[0] ),
                R_SYDFF1 ( BETA, Q_B[1], Q_B[0], Q[1], Q_B[1] ),
                R_SYDFF2 ( BETA, Q_B[2], Q_B[1], Q[2], Q_B[2] ),
                R_SYDFF3 ( BETA, Q_B[3], Q_B[2], Q[3], Q_B[3] );
endmodule

```

```

/*      R_SYDFF */
module R_SYDFF ( R_B, D, CLK, Q, Q_B );
input  R_B, D, CLK;
output Q, Q_B;
reg    Q;
        parameter      CLK_OUT = 10.5;
        parameter      R_OUT   = 10.5;

        assign Q_B = ~Q;
        always @( posedge CLK or negedge R_B )
            if ( !R_B )
                #R_OUT      Q <= 0;
            else
                #CLK_OUT    Q <= D;
endmodule

```



```

/*      CNT4      */
module CNT4      ( RESET_B, CLK, Q );
input  RESET_B, CLK;
output [1:0] Q;
wire   [1:0] Q_B;

        R_SYDFF R_SYDFF0 ( RESET_B, Q_B[0]      , CLK, Q[0], Q_B[0] ),
        R_SYDFF1 ( RESET_B, Q[1] ^ Q[0], CLK, Q[1], Q_B[1] );
endmodule

```

```

/*      R_SYDFF */
module R_SYDFF ( R_B, D, CLK, Q, Q_B );
input  R_B, D, CLK;
output Q, Q_B;
reg    Q;
    assign Q_B = ~Q;
    always @( posedge CLK or negedge R_B )
        if ( !R_B )
            Q <= 0;
        else
            Q <= D;
endmodule

```

```
/*      CNT4      */
module CNT4      ( RESET_B, CLK, Q );
input  RESET_B, CLK;
output [1:0] Q;
reg    [1:0] Q;
      always @( posedge CLK or negedge RESET_B )
            if ( !RESET_B )
                Q <= 0;
            else
                begin
                    Q[1] <= Q[1] ^ Q[0];
                    Q[0] <= ~Q[0];
                end
endmodule
```

```
/*    CNT4    */
module CNT4    ( RESET_B, CLK, Q );
input  RESET_B, CLK;
output [1:0] Q;
reg    [1:0] Q;
      always @( posedge CLK or negedge RESET_B )
            if ( !RESET_B )
                Q <= 0;
            else
                Q <= Q + 1;
endmodule
```

```

/*      CNT10      */
module CNT10 ( RESET_B, CLK, Q );
input  RESET_B, CLK;
output [3:0] Q;
reg    [3:0] Q;
always @( posedge CLK or negedge RESET_B )
    if ( !RESET_B )
        Q <= 0;
    else
        begin
            Q[3] <= Q[2] & Q[1] & Q[0]
                | Q[3] & ~Q[0];
            Q[2] <= Q[2] & ~Q[1]
                | Q[2] & ~Q[0]
                | ~Q[2] & Q[1] & Q[0];
            Q[1] <= Q[1] & ~Q[0]
                | ~Q[3] & ~Q[1] & Q[0];
            Q[0] <= ~Q[0];
        end
endmodule

```

```
/*      CNT10      */
module CNT10 ( RESET_B, CLK, Q );
input  RESET_B, CLK;
output [3:0] Q;
reg    [3:0] Q;
      always @( posedge CLK or negedge RESET_B )
            if ( !RESET_B )
                Q <= 0;
            else if ( Q == 9 )
                Q <= 0;
            else
                Q <= Q + 1;
endmodule
```

```
/*      CNT10      */
module CNT10 ( RESET_B, CLK, Q );
input  RESET_B, CLK;
output [3:0] Q;
reg    [3:0] Q;
      always @( posedge CLK )
            if ( !RESET_B )
                Q <= 0;
            else if ( Q == 9 )
                Q <= 0;
            else
                Q <= Q + 1;
endmodule
```

```
/*      CNT256  */  
module CNT256 ( RESET_B, CLK, Q );  
input  RESET_B, CLK;  
output [7:0] Q;  
reg    [7:0] Q;  
    always @( posedge CLK )  
        if ( !RESET_B )  
            Q <= 0;  
        else  
            Q <= Q + 1;  
endmodule
```

```

/*      CNT_X      */
module CNT_X ( RESET_B, CLK, Q );
input  RESET_B, CLK;
output [2:0] Q;
reg    [2:0] Q;
    always @( posedge CLK or negedge RESET_B )
        if ( !RESET_B )
            Q <= 0;
        else
            begin
                Q[0] <= ~Q[0];
                Q[1] <= ~Q[2] & ~Q[1] & Q[0]
                    | Q[1] & ~Q[0];
                Q[2] <= Q[1] & Q[0] | Q[2] & ~Q[0];
            end
endmodule

```



```

/*      CNT12      */
module CNT12 ( RESET_B, CLK, Q );
input  RESET_B, CLK;
output [3:0] Q;
wire   [3:0] J, K, Q_B;

    assign J[0] = 1;
    assign K[0] = 1;
    assign J[1] = Q[0];
    assign K[1] = Q[0];
    assign J[2] = ~Q[3] & Q[1] & Q[0];
    assign K[2] = Q[1] & Q[0];
    assign J[3] = Q[2] & Q[1] & Q[0];
    assign K[3] = Q[1] & Q[0];

    R_SYJKFF JKFF0 ( RESET_B, J[0], K[0], CLK, Q[0], Q_B[0] ),
                JKFF1 ( RESET_B, J[1], K[1], CLK, Q[1], Q_B[1] ),
                JKFF2 ( RESET_B, J[2], K[2], CLK, Q[2], Q_B[2] ),
                JKFF3 ( RESET_B, J[3], K[3], CLK, Q[3], Q_B[3] );

endmodule

```

```

/*      R_SYJKFF      */
/*      FIG7-58 参照      */
module R_SYJKFF ( R_B, J, K, CLK, Q, Q_B );
input  R_B, J, K, CLK;
output Q, Q_B;
reg    Q;

    assign Q_B = ~Q;
    always @( posedge CLK or negedge R_B )
        if ( !R_B )
            Q <= 0;
        else
            case ( { J , K } )
                1:Q <= 0;
                2:Q <= 1;
                3:Q <= ~Q;
            endcase
endmodule

```





















































































