

```
module HalfAdder      (A, B, SUM, CY_OUT);  
input  A, B;  
output SUM, CY_OUT;  
    assign SUM      = A ^ B;  
    assign CY_OUT = A & B;  
endmodule
```

```
module FullAdder      (A, B, CY_IN, SUM, CY_OUT);  
input  A, B, CY_IN;  
output SUM, CY_OUT;  
    assign SUM      = A ^ B ^CY_IN;  
    assign CY_OUT = (A & B) | (A & CY_IN) | (B & CY_IN);  
endmodule
```

```
module FullAdder      (A, B, CY_IN, SUM_OUT, CY_OUT);
input  A, B, CY_IN;
output SUM_OUT, CY_OUT;
wire  SUM1, CY1, CY2;
      HalfAdder  HA1    (A, B, SUM1, CY1);
      HalfAdder  HA2    (SUM1, CY_IN, SUM_OUT, CY2);
      or         OR     (CY_OUT, CY1, CY2);
endmodule
```

```
module HalfAdder     (A, B, SUM, CY_OUT);
input  A, B;
output SUM, CY_OUT;
      assign SUM   = A ^ B;
      assign CY_OUT = A & B;
endmodule
```

```
module HalfSubtractor (A, B, DIF, BR_OUT);  
input A, B;  
output DIF, BR_OUT;  
    assign DIF = A ^ B;  
    assign BR_OUT = (~A) & B; // *1  
endmodule
```

```
module FullSubtractor (A, B, BR_IN, DIF, BR_OUT);  
input A, B, BR_IN;  
output DIF, BR_OUT;  
    assign DIF = A ^ B ^ BR_IN;  
    assign BR_OUT = (~A & B) | (~A & BR_IN) | (B & BR_IN);  
endmodule
```

```

module FullSubtractor (A, B, BR_IN, DIF_OUT, BR_OUT);
input  A, B, BR_IN;
output DIF_OUT, BR_OUT;
wire   DIF1, BR1, BR2;
    HalfSubtractor HS1    (A, B, DIF1, BR1);
    HalfSubtractor HS2    (DIF1, BR_IN, DIF_OUT, BR2);
    or      OR      (BR_OUT, BR1, BR2);
endmodule

```

```

module HalfSubtractor (A, B, DIF, BR_OUT);
input  A, B;
output DIF, BR_OUT;
    assign DIF    = A ^ B;
    assign BR_OUT = (~A) & B;    //    *1
endmodule

```

```

module ADDER4P ( A_IN, B_IN, SUM, OVF);
input          [3:0]  A_IN, B_IN;
output [3:0]  SUM;
wire         [2:0]  CY;
output OVF;

    FullAdder    FA0    (A_IN[0], B_IN[0],    0, SUM[0], CY[0]);
    FullAdder    FA1    (A_IN[1], B_IN[1], CY[0], SUM[1], CY[1]);
    FullAdder    FA2    (A_IN[2], B_IN[2], CY[1], SUM[2], CY[2]);
    FullAdder    FA3    (A_IN[3], B_IN[3], CY[2], SUM[3], OVF);
endmodule

```

```

module FullAdder    (A, B, CY_IN, SUM, CY_OUT);
input  A, B, CY_IN;
output SUM, CY_OUT;

    assign #15  SUM  = A ^ B ^ CY_IN;
    assign #15  CY_OUT = (A & B) | (A & CY_IN) | (B & CY_IN);
endmodule

```

```

module ADDER4HSP      ( A_IN, B_IN, SUM, OVF);
  input      [3:0]  A_IN, B_IN;
  output    [3:0]  SUM;
  output    OVF;
  wire      CIN;
  wire      S0, S1, S2, S3, C0, C1, C2, C3;
  wire      N1, N2, N3, N4, N5, N6, N7, N8, N9, N10;
  wire      R1, R2, R3;
  wire      Y0, Y1, Y2, Y3;

  HalfAdder  HA0    (A_IN[0], B_IN[0], S0, C0);
  HalfAdder  HA1    (A_IN[1], B_IN[1], S1, C1);
  HalfAdder  HA2    (A_IN[2], B_IN[2], S2, C2);
  HalfAdder  HA3    (A_IN[3], B_IN[3], S3, C3);
  HalfAdder  HA4    (S0, CIN, SUM[0], Y0);
  HalfAdder  HA5    (S1, R1, SUM[1], Y1);
  HalfAdder  HA6    (S2, R2, SUM[2], Y2);
  HalfAdder  HA7    (S3, R3, SUM[3], Y3);

  and #15 AND1 (N1, S0, CIN);
  and #15 AND2 (N2, C0, S1);
  and #15 AND3 (N3, CIN, S0, S1);
  and #15 AND4 (N4, C1, S2);
  and #15 AND5 (N5, C0, S1, S2);
  and #15 AND6 (N6, CIN, S0, S1, S2);
  and #15 AND7 (N7, C2, S3);
  and #15 AND8 (N8, C1, S2, S3);
  and #15 AND9 (N9, C0, S1, S2, S3);
  and #15 AND10 (N10, CIN, S0, S1, S2, S3);

  or #15 OR1 (R1, C0, N1);
  or #15 OR2 (R2, C1, N2, N3);
  or #15 OR3 (R3, C2, N4, N5, N6);
  or #15 OR4 (OVF, C3, N7, N8, N9, N10);

  assign CIN = 0;
endmodule

module HalfAdder      (A, B, SUM, CY_OUT);
  input  A, B;
  output SUM, CY_OUT;
  assign #15 SUM    = A ^ B;
  assign #15 CY_OUT = A & B;
endmodule

```



```

module ADDER4 ( A_IN, B_IN, DATA_LOAD, CLK, RST, Q);
input  [3:0]  A_IN, B_IN;
input  DATA_LOAD, CLK, RST;
wire   A, B, CY_IN, CY_OUT, SUM;
output [4:0]  Q;

    PIN_SOUT_4R_SHIFT    REG_A  (DATA_LOAD, A_IN, A, CLK);
    PIN_SOUT_4R_SHIFT    REG_B  (DATA_LOAD, B_IN, B, CLK);
    SIN_POUT_5R_SHIFT    REG_S  (RST, SUM, CLK, Q);
    FullAdder            FA     (A, B, CY_IN, SUM, CY_OUT);
    R_SYDFF CY_REG      (RST, CY_OUT, CLK, CY_IN);
endmodule

```

```

module PIN_SOUT_4R_SHIFT (DATA_LOAD, P_IN, S_OUT, CLK);
input  DATA_LOAD, CLK;
input  [3:0] P_IN;
output S_OUT;
reg    [3:0] Q;

    assign S_OUT = Q[0];

    always @(posedge CLK or posedge DATA_LOAD) begin
        if (DATA_LOAD)
            Q = P_IN;
        else
            Q = Q >> 1;
    end
endmodule

```

```

module SIN_POUT_5R_SHIFT (RST, S_IN, CLK, P_OUT);
input  CLK, S_IN, RST;
output [4:0] P_OUT;
reg    [4:0] P_OUT;
    always @(posedge CLK or posedge RST)
        if (RST)
            P_OUT <= 0;
        else
            P_OUT <= {S_IN, P_OUT} >> 1;
endmodule

```

```

module FullAdder (A, B, CY_IN, SUM, CY_OUT);
input  A, B, CY_IN;
output SUM, CY_OUT;
    assign SUM = A ^ B ^ CY_IN;
    assign CY_OUT = (A & B) | (A & CY_IN) | (B & CY_IN);
endmodule

```

```
module R_SYDFF (R, D, CLK, Q);  
input  R, D, CLK;  
output Q;  
reg    Q;  
    always @(posedge CLK or posedge R)  
        if ( R ) Q = 0;  
        else    Q = D;  
endmodule
```

```

module BCD_ADDER ( A, B, BCD_CY_IN, BCD_SUM, BCD_CY_OUT );
input  [3:0]  A, B;
input  BCD_CY_IN;
output [3:0]  BCD_SUM;
output BCD_CY_OUT;
wire   [3:0]  S;
wire   CY1, CY2, N1, N2;

    ADDER4P ADDR1  (A, B, BCD_CY_IN, S, CY1);
    ADDER4P ADDR2  (S, {1'b0, BCD_CY_OUT, BCD_CY_OUT, 1'b0}, 0, BCD_SUM, CY2);
    /*1

    and    AND1    (N1, S[3], S[2]);
    and    AND2    (N2, S[3], S[1]);
    or     OR1     (BCD_CY_OUT, CY1, N1, N2);
endmodule

```

```

module ADDER4P ( A_IN, B_IN, CY_IN, SUM, CY_OUT);
input  [3:0]  A_IN, B_IN;
input  CY_IN;
output [3:0]  SUM;
output CY_OUT;
wire   [2:0]  CY;

    FullAdder    FA0    (A_IN[0], B_IN[0], CY_IN, SUM[0], CY[0]);
    FullAdder    FA1    (A_IN[1], B_IN[1], CY[0], SUM[1], CY[1]);
    FullAdder    FA2    (A_IN[2], B_IN[2], CY[1], SUM[2], CY[2]);
    FullAdder    FA3    (A_IN[3], B_IN[3], CY[2], SUM[3], CY_OUT);
endmodule

```

```

module FullAdder    (A, B, CY_IN, SUM, CY_OUT);
input  A, B, CY_IN;
output SUM, CY_OUT;
    assign SUM = A ^ B ^ CY_IN;
    assign CY_OUT = (A & B) | (A & CY_IN) | (B & CY_IN);
endmodule

```

```

module SUB4P ( A_IN, B_IN, DIF, DOWN_FLW);
output DOWN_FLW;
input [3:0] A_IN, B_IN;
output [3:0] DIF;
wire [2:0] BR;
    FullSubtractor FS3 (A_IN[3], B_IN[3], BR[2], DIF[3], DOWN_FLW),
                    FS2 (A_IN[2], B_IN[2], BR[1], DIF[2], BR[2]),
                    FS1 (A_IN[1], B_IN[1], BR[0], DIF[1], BR[1]),
                    FS0 (A_IN[0], B_IN[0], 0, DIF[0], BR[0]);
endmodule

```

```

module FullSubtractor (A, B, BR_IN, DIF, BR_OUT);
input A, B, BR_IN;
output DIF, BR_OUT;
    assign DIF = A ^ B ^ BR_IN;
    assign BR_OUT = (~A & B) | (~A & BR_IN) | (B & BR_IN);
endmodule

```

```

module ADSUB4P ( A, B, AS, S_S, S_NS, OV_DW_S, OV_DW_NS);
  input  [3:0] A, B;          // A + B or A - B => RESULT
  input      AS;             // ADD:0, SUB:1
  output [3:0] S_S, S_NS;
  output      OV_DW_S, OV_DW_NS;
  wire  [3:0] C, COMP;
  wire      SUM3, X1, X2, NX1, ND1, ND2;

  FullAdder  FA0 (A[0], COMP[0], AS, S_S[0], C[0]);
  FullAdder  FA1 (A[1], COMP[1], C[0], S_S[1], C[1]);
  FullAdder  FA2 (A[2], COMP[2], C[1], S_S[2], C[2]);
  FullAdder  FA3 (A[3], COMP[3], C[2], SUM3, C[3]);
  xor        EX00 (COMP[0], B[0], AS);
  xor        EX01 (COMP[1], B[1], AS);
  xor        EX02 (COMP[2], B[2], AS);
  xor        EX03 (COMP[3], B[3], AS);
  xor        EX04 (X1, A[3], COMP[3]);
  xor        EX05 (X2, C[3], SUM3);
  xor        EX06 (OV_DW_NS, C[3], AS);
  and        AND1 (OV_DW_S, X2, NX1);
  and        AND2 (ND1, SUM3, X1);
  and        AND3 (ND2, C[3], NX1);
  or         OR1 (S_S[3], ND2, ND1);
  not        NOT1 (NX1, X1);
  assign     S_NS[2:0] = S_S[2:0];
  assign     S_NS[3] = SUM3;
endmodule

module FullAdder (A, B, Cy_IN, SUM, CY_OUT);
  input A, B, Cy_IN;
  output SUM, CY_OUT;

  assign     SUM = A ^ B ^ Cy_IN;
  assign     CY_OUT = (A & B) | (A & Cy_IN) | (B & Cy_IN);
endmodule

```

```

module ADDER4 ( A_IN, B_IN, SUM, OVF);
input  [3:0]  A_IN, B_IN;
output [3:0]  SUM;
wire   [2:0]  CY;
output OVF;

    FullAdder    FA0    (A_IN[0], B_IN[0],    0, SUM[0], CY[0]);
    FullAdder    FA1    (A_IN[1], B_IN[1], CY[0], SUM[1], CY[1]);
    FullAdder    FA2    (A_IN[2], B_IN[2], CY[1], SUM[2], CY[2]);
    FullAdder    FA3    (A_IN[3], B_IN[3], CY[2], SUM[3], OVF);
endmodule

```

```

module FullAdder    (A, B, CY_IN, SUM_OUT, CY_OUT);
input  A, B, CY_IN;
output SUM_OUT, CY_OUT;
wire   SUM1, CY1, CY2;
    HalfAdder HA1 (A, B, SUM1, CY1);
    HalfAdder HA2 (SUM1, CY_IN, SUM_OUT, CY2);
    or      #15    OR      (CY_OUT, CY1, CY2);
endmodule

```

```

module HalfAdder    (A, B, SUM, CY_OUT);
input  A, B;
output SUM, CY_OUT;
    assign #15    SUM    = A ^ B;
    assign #15    CY_OUT = A & B;
endmodule

```

```

module ADDER4 ( A_IN, B_IN, SUM, OVF);
input          [3:0]  A_IN, B_IN;
output [3:0]  SUM;
wire         [2:0]  CY;
output OVF;

    FullAdder    FA0    (A_IN[0], B_IN[0],    0, SUM[0], CY[0]);
    FullAdder    FA1    (A_IN[1], B_IN[1], CY[0], SUM[1], CY[1]);
    FullAdder    FA2    (A_IN[2], B_IN[2], CY[1], SUM[2], CY[2]);
    FullAdder    FA3    (A_IN[3], B_IN[3], CY[2], SUM[3], OVF);
endmodule

```

```

module FullAdder (A, B, CY_IN, SUM, CY_OUT);
input  A, B, CY_IN;
output SUM, CY_OUT;

    assign #15  SUM  = A ^ B ^ CY_IN;
    assign #15  CY_OUT = (A & B) | (A & CY_IN) | (B & CY_IN);
endmodule

```

```

module ADDER4 ( A_IN, B_IN, SUM, OVF);
  input      [3:0]  A_IN, B_IN;
  output    [3:0]  SUM;
  output    OVF;
  wire      CIN;
  wire      S0, S1, S2, S3, C0, C1, C2, C3;
  wire      N1, N2, N3, N4, N5, N6, N7, N8, N9, N10;
  wire      R1, R2, R3;
  wire      Y0, Y1, Y2, Y3;

  HalfAdder HA0 (A_IN[0], B_IN[0], S0, C0);
  HalfAdder HA1 (A_IN[1], B_IN[1], S1, C1);
  HalfAdder HA2 (A_IN[2], B_IN[2], S2, C2);
  HalfAdder HA3 (A_IN[3], B_IN[3], S3, C3);
  HalfAdder HA4 (S0, CIN, SUM[0], Y0);
  HalfAdder HA5 (S1, R1, SUM[1], Y1);
  HalfAdder HA6 (S2, R2, SUM[2], Y2);
  HalfAdder HA7 (S3, R3, SUM[3], Y3);

  and #15 AND1 (N1, S0, CIN);
  and #15 AND2 (N2, C0, S1);
  and #15 AND3 (N3, CIN, S0, S1);
  and #15 AND4 (N4, C1, S2);
  and #15 AND5 (N5, C0, S1, S2);
  and #15 AND6 (N6, CIN, S0, S1, S2);
  and #15 AND7 (N7, C2, S3);
  and #15 AND8 (N8, C1, S2, S3);
  and #15 AND9 (N9, C0, S1, S2, S3);
  and #15 AND10 (N10, CIN, S0, S1, S2, S3);

  or #15 OR1 (R1, C0, N1);
  or #15 OR2 (R2, C1, N2, N3);
  or #15 OR3 (R3, C2, N4, N5, N6);
  or #15 OR4 (OVF, C3, N7, N8, N9, N10);

  assign CIN = 0;
endmodule

module HalfAdder (A, B, SUM, CY_OUT);
  input A, B;
  output SUM, CY_OUT;
  assign #15 SUM = A ^ B;
  assign #15 CY_OUT = A & B;
endmodule

```




























































































